Computer Simulation Method of Thin Film Formation Process.
نویسندگان
چکیده
منابع مشابه
Roughness of 3C-SiC thin film coating computer simulation
This paper deals with efficiency of weakly ionized gas-wall interaction which leads to follows: melting surface, clustering of vapor and melted charged drops nucleation to the solid phase. It shapes roughness of the surface coating.
متن کاملComputer simulation of surfactant-mediated thin film growth*
A novel model consisting of basic micro-processes has been developed on the basis of the classic diffusion theory. It is first time that the concept of exchange rate has been introduced and the growing process of surfactant-mediated epitaxial thin-film growth has been simulated with Kinetic Monte Carlo (KMC) technique. The results of simulation found that the exchange reaction of RLA model is a...
متن کاملSimulation of Microstructure Formation during Thin Film Deposition
We describe an approach to studying grain structure formation in polycrystalline thin films during deposition from the vapor phase using a “grain continuum” representation of the solid. We employ three codes in concert to track the development of grains while accounting for ballistic transport and surface reaction kinetics. We show that higher precursor reactivities might well lead to higher vo...
متن کاملProcess Optimization of Deposition Conditions for Low Temperature Thin Film Insulators used in Thin Film Transistors Displays
Deposition process for thin insulator used in polysilicon gate dielectric of thin film transistors are optimized. Silane and N2O plasma are used to form SiO2 layers at temperatures below 150 ºC. The deposition conditions as well as system operating parameters such as pressure, temperature, gas flow ratios, total flow rate and plasma power are also studied and their effects are discussed. The p...
متن کاملProcess compilation of thin film microdevices
This paper describes a systematic method for the automatic generation of fabrication processes of thin lm devices. The method uses a partially ordered set (poset) representation of device topology describing the order between its various components in the form of a directed acyclic graph. The sequence in which these components are fabricated is determined from the poset linear extensions, and t...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Materia Japan
سال: 1996
ISSN: 1340-2625,1884-5843
DOI: 10.2320/materia.35.386